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Abstract The paper is focused on local spot defect diagnosis
in nonlinear analog integrated circuits. The defects are simu-
lated by finite resistors, high in the case of open and low in the
case of short. A diagnostic method that allows detecting, lo-
cating, and estimating the value of the defect is developed.
The method employs the simulation before test approach lead-
ing to a fault dictionary and brings a procedure for locating the
defect and estimating its value, on the basis of some quantities
measured during the diagnostic test. Because the nonlinear
circuit under test may have multiple operating points, even if
the fault-free circuit has a unique solution, building the fault
dictionary requires a special approach. It is based on some
families of characteristics, expressing the resistances that sim-
ulate the defects in terms of several voltages, taking into ac-
count the deviations of the fault-free parameters within their
tolerance ranges. To illustrate the proposed approach two nu-
merical examples are given.
Keywords Analog circuits . Fault diagnosis . Nonlinear
circuits . Spot defects
1 Introduction
Fault diagnosis of electronic circuits is an essential area of
scientific research. Although the question has been of consid-
erable interest during the past decades [1, 2, 5, 6, 8–16, 18–20,
22, 23, 25–28] there is no all-purpose procedure for fault di-
agnosis of analog circuits. The problem is difficult because in
modern fabrication process only a limited number of nodes is
accessible for measurement and excitation, the values of fault-
free elements are scattered within their tolerance ranges and
some circuit elements may form ambiguity groups. Much
works in this area exploit heuristic methods, artificial neural
networks, evolutionary techniques, support vector machines,
and elements of fuzzy logic [1, 2, 6, 8, 12, 15]. Some re-
searches concentrate on self-testing of analog circuitry of
mixed-signal systems using built-in self test blocks, e.g., [5].
Most physical failures (80–90)% in ICs are local spot de-
fects, opens and shorts [11, 12, 28]. They are caused by major
structural deformation and can result in unexpected failures in
further processing or during customer usage. In BJTandMOS
transistors shorts dominate opens, (70–80)% of failures are
shorts and (10–20)% are opens. Opens and shorts called hard
faults are extreme cases of large increase or decrease of the
nominal values which occur in actual ICs. The real open fault
can be simulated by a high resistance (e.g., 100 kΩ–10 MΩ)
connected in series with the component or the path. The real
short fault can be simulated by a low resistance (e.g., 10 Ω–
10 kΩ) connected between a pair of nodes. Such soft spot
defects are considered in this paper. The main purpose of the
work is to develop a method that allows detecting and locating
these defects as well as evaluating their values.
The diagnostic method is classified as the simulation-after
test (SAT) approach if most of circuit simulations take place
after any testing. Otherwise, the method is classified as the
simulation-before test (SBT) approach. In the last case the
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results of circuit simulations are stored as patterns in a fault
dictionary, e.g., [10, 14, 19, 27]. By comparing some quantities,
obtained on the basis of measurement, with the patterns
contained in the dictionary the fault can be located and identified.
During the last decades many tools have been used to build and
exploit fault dictionary, e.g., sensitivity analysis [14], neural net-
works [1, 2], and the Householder formula in matrix theory [22].
If the circuit under test has multiple DC operating points
the tested output voltage or current may assume different
values for a fixed value of the input voltage. The question
which of the possible values actually occurs depends on the
transient state which precedes the DC steady state. Since it is
unknown, all the operating points should be considered during
fault diagnosis. Reference [27] is the only work in the area of
the fault diagnosis of the analog circuits having multiple DC
operating points. The problem is essential because even if the
fault-free circuit has a unique DC operating point, the faulty
circuit may havemultiple operating points [27]. Therefore, the
diagnostic method should take this fact into account.
This paper is devoted to soft spot defects and offers a SBT
method for their diagnosis in nonlinear DC circuits, with the
special attention paid to bipolar and CMOS circuits, which
may have multiple DC operating points. It allows detecting and
locating a fault, simulated by a resistor, as well as evaluating its
value. The fault dictionary is proposed, built on the basis of
families of parametric characteristics that express resistances of
the resistors in terms of some output voltages. In addition, a
procedure that locates the defect and estimates its value is
developed.
2 The Main Idea
The crucial point of the fault diagnosis method developed in
this paper is tracing a parametric characteristic that expresses
the tested defect, simulated by a resistance, in terms of an
output voltage between a pair of nodes or a current flowing
through a branch, accessible for measurement. This is a diffi-
cult problem because the characteristic can be very complex,
due to the fact that the nonlinear circuit may have multiple
operating points (DC solutions), even if the fault-free circuit
has a unique solution. The problem is explained in Fig. 1.
Let us consider the nonlinear circuit shown in Fig. 1a,
where the nonlinear resistor is specified by the function
Fig. 1 An exemplary nonlinear
circuit (a) and graphical analysis
of this circuit (b)
Fig. 2 An exemplary circuit
492 J Electron Test (2015) 31:491–502
v= f(i) having graphical representation shown in Fig. 1b.
The circuit can be described by the set of equations
v ¼ f ið Þ ;
v ¼ Es− Rs þ Rð Þi: ð1Þ
To solve this system of equations the load-line method is
used as depicted in Fig. 1b. If R is nominal, R=Rnom, there
exists one point of intersection of the straight line v=Es−(Rs+
R)i and the curve v=f(i), which means that the circuit has a
unique DC solution (point A). However, if the resistor is near-
short R=Rns≪Rnom, three points of intersection exist and the
circuit has three DC solutions (points B, C, and D).
If the circuit has multiple DC solutions the input and trans-
fer characteristics may be multivalued, in consequence, the
parametric characteristics can be very complex and difficult
to trace. For example in the circuit shown in Fig. 2 where the
transistor parameters are as described in Example 1 (Sec-
tion 5), the characteristics v−vo, v−i are depicted in Figs. 3
and 4. They are traced by replacing resistorR6 with the voltage
source v (see Fig. 2).
The parametric characteristic vo−R6, shown in Fig. 5, can
be traced using the brute-force approach. For each chosen
value of the resistance R6 a very sophisticated method is used
to find the corresponding values of vo. In consequence, the
computation process is very time consuming and the approach
is efficient in the case of simple circuits only. On the other
hand the SPICE simulator applied to trace a parametric char-
acteristic usually loses some of its fragments and gives incor-
rect characteristic. This is illustrated in Fig. 6, that shows a
deformed characteristic vo−R6 provided by SPICE.
In this paper we propose to trace the parametric character-
istic R=f(vo) using the following approach. We extract from
the circuit the tested resistor R and the pair of nodes with the
output voltage vo. Next the resistor is replaced by a voltage
source v (see Fig. 7). In this circuit we calculate the transfer
and input characteristics v−vo and v−i using a very fast and
effective method based on the theory named a linear comple-
mentarity problem [4, 7, 24, 27]. During this process v is
automatically increased or decreased and for each achieved
value of v the attached values vo and i are found and resistance
R=v/i is computed.
As a result a point (vo, R) on the parametric character-
istic is obtained. If the characteristic is single-valued, it can
be directly used to find resistance R for the measured volt-
age vo. Otherwise, if the characteristic is multivalued, sev-
eral values of the resistor may exist for the measured volt-
age vo (see vo ¼ v in Fig. 5). In such a case another voltage
ṽo is chosen and the characteristic R=p(vo,ṽo) is traced in
three-dimension space, which allows finding a unique re-
sistance for the measured voltages vo and ṽo. Figure 8
shows the characteristic in the circuit depicted in Fig. 2
Fig. 3 Transfer characteristic v−vo
Fig. 4 Input characteristic v−i
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that allows finding the resistance R=R6 of the faulty resis-
tor. Another characteristic in three-dimension space can be
traced using a current flowing through a branch, instead of
the voltage ṽo.
3 Building Fault Dictionary
In this section we consider bipolar andMOS transistor circuits
driven by voltage sources. The bipolar transistors will be char-
acterized by the Ebers-Moll model including a pair of diode-
controlled source combinations. The voltage–current charac-
teristics of emitter and collector diodes will be approximated
by piecewise-linear functions. In such a case each of the di-
odes can be synthesized using ideal diodes, resistors and
voltage sources (see [24, 27]). We introduce this representa-
tion into the Ebers-Moll model as shown in Fig. 9. The MOS
transistors will be represented by the Shichman-Hodges mod-
el built up in Level 1 of SPICE [17]. It can be shown [21, 24,
27] that this model is equivalent to the circuit having similar
form as the Ebers-Moll model of bipolar transistors, where αR
and αF are replaced with α=1 and the diodes are described by
rather polynomial than exponential functions (see Fig. 15 in
reference [24]). The model also includes resistors RS and RD.
Using the piecewise-linear representation of the diodes, we
obtain an MOS transistor model very similar to the circuit
shown in Fig. 9.
Let us consider a bipolar or MOS transistor circuit. After
replacing all the transistors by the above-described models we
obtain the circuit comprising ideal diodes, resistors, current-
Fig. 5 Parametric characteristic
vo−R6
Fig. 6 Deformed parametric
characteristic vo−R6 given by
SPICE
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controlled current sources and voltage sources. In this circuit
we wish to diagnose soft spot defect (soft short or soft open),
that is simulated by resistance of the resistor R connected to
the circuit.
For this purpose we extract from the circuit all the ideal
diodes, the resistor R, the open-circuit branches (n+2), (n+2) ′
and (n+3), (n+3)′ corresponding to voltages vo and ṽo. In this
way the circuit shown in Fig. 10 is obtained, where the reverse
reference direction of the voltages across the ideal diodes is
used. Under such convention each ideal diode has the follow-
ing description
i≥0; v≥0; vi ¼ 0: ð2Þ
To describe the circuit shown in Fig. 10 we replace the
ideal diodes and the resistor R by voltage sources and connect
to terminals (n+2), (n+2) ′ and (n+3), (n+3) ′ zero current
sources as depicted in Fig. 11.



























where H=[hij](n+3)×(n+3) is a hybrid matrix, s=[s1⋯sn+3]T is a
source vector. Equation (3) will be rearranged as follows. Since
in+2=0 and in+3=0, the columns (n+2) and (n+3) of matrix H









is formed. Then the hybrid representation (3) can be rewritten as














inþ1 ¼ − hnþ1;1⋯hnþ1;n
 
vþ hnþ1;nþ1yþ snþ1; ð5Þ
vnþ2 ¼ − hnþ2;1⋯hnþ2;n
 
vþ hnþ2;nþ1yþ snþ2; ð6Þ
vnþ3 ¼ − hnþ3;1⋯hnþ3;n
 
vþ hnþ3;nþ1yþ snþ3 ð7Þ
where i=[i1⋯ in]T, v=[v1⋯vn]T, y=vn+1. Since ij is the
current and vj the voltage of j-th ideal diode, then ij≥0,





i jv j ¼ 0: ð8Þ
can be written, where the vector inequalities are meant
component-wise. To trace the characteristic R=p(vn+2,
vn+3) we solve Eq. (4) with constraints (8) for different
values of y, using the theory named a linear complemen-
tarity problem [4, 7], as described in [27]. During the
computation process y is increased or decreased automat-
ically. At an arbitrary k-th step, y(k) and vector v=v(k) are
calculated and used to find in+1
(k) , vn+2
(k) , and vn+3
(k)
employing (5)–(7). On the basis of these results we have
R(k)=y(k)/in+1
(k) together with vn+2
(k) , and vn+3
(k) . In this way
the characteristic that expresses R in terms of vn+2 and
vn+3 is traced. Sometimes vn+2 and vn+3 are not suffi-
cient to find the unique value of the resistor and an
additional voltage accessible for measurement is re-
quired. In such a case the characteristic is formed in
four-dimension space.
The characteristic allows finding resistance R on the
basis of the measured voltages in ideal case when all
circuit parameters are nominal and the voltages read in
the diagnosis phase are accurate. In real circumstances,
however, the fault-free parameters do not stay nominal
but are scattered within their tolerance ranges. In conse-
quence, the measured output voltages will differ from the
actual ones and the obtained results will be uncertain. To
adapt the method to realistic framework a family of char-
acteristics should be traced, considering the deviations of
the fault-free parameters from nominal values.
Fig. 7 Circuit for tracing the characteristics
Fig. 8 Characteristic R6=p(vo,ṽo) in three-dimension space
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4 Fault Diagnosis Algorithm
In real framework the traced characteristics are approximate,
because the models describing the active devices are not accu-
rate. Moreover, the read test voltages deviate from the actual
values due to limited measurement accuracy. In addition, the
self-heating of the device that influences the characteristics and
themeasured voltages is omitted. In consequence, themeasured
voltages may deviate from the family of characteristics as
shown in Fig. 12. To overcome this difficulty the following
procedure is proposed.
Let us consider the family of characteristics projected on





to all the projected individual characteris-
tics. Next the minimum distance dmin is selected and all the





are less than max 2dmin; d^
n o
, where d^ is an
assumed tolerance, are taken into account. The distances
are specified by appropriate points that lie on the
projected characteristics. Using the family of characteris-
tics we find the resistances corresponding to these points.
The smallest resistance R− and the largest one R+ form
the range (R−, R+) of the spot defect values. Thus, unlike
the ideal case, an interval of the values is obtained rather
than a single value.
Fig. 9 Piecewise-linear model of
a p-n-p bipolar transistor
Fig. 10 Circuit with extracted diodes and some branches Fig. 11 Rearranged circuit of Fig. 10
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4.1 Sketch of the Algorithm
Let nsc (noc) be the number of the soft shorts (the soft
opens) that are considered as potential failures to be
diagnosed.
Step 1—Building the fault dictionary.
Fault dictionary consists of the families of the char-
acteristics, corresponding to all the potential defects.
The applied method, described in Section 3, traces the
characteristics in wide ranges automatically generated.
Fig. 12 Family of characteristics
and its projection on ~v v≈ plane
Fig. 13 BJT circuit for Example 1
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(i) is the resistance that
simulates i-th defect and corresponds to j-th character-
istic; y1,…,ym are the test voltages, i=1,…,n=nsc+
noc, j=1,…,T. Any characteristic is traced in the cir-
cuit with the parameters of the fault-free elements ran-
domly selected within the tolerance ranges ±ε, assum-
ing uniform distribution. To make possible diagnosis
the fault-free circuit, T analyses of this circuit, with the
mentioned-above parameters, are performed and every
time the voltages y1,…,ym are computed. As a result





+ ], are found and added to the fault dictionary. If the
circuit has multiple operating points more than one set
of the bounds are obtained.
Step 2—Identification of the potential defects.
For this purpose the test is arranged and the volt-
ages y1,…,ym are measured. The measured values are




for all j=1,…,m, the
circuit is considered as fault-free. Otherwise, the first
family of the characteristics is chosen and the distance
from the point y1;…; ymð Þ to the nearest characteristic
of the family, projected on the plane y1×y2×⋯×ym, is
determined. This is repeated to all the families, leading
to the set of distances {d1,…,dn}. From among all the
distances, these ones (labeled dj) which are less than d,
where d is a small number, are selected. The indices j
of the selected distances indicate the potential defects.
Step 3—Finding the ranges (Rj
−,Rj
+) of the potential defects.
For all the potential defects the ranges (Rj
−,Rj
+) are deter-
mined using the approach described at the beginning of this
section. If (Rj
−,Rj
+) belongs to the feasible range that defines
the j-th soft spot defect, it is considered as the actual one. In





Because the spot defects occur at external terminals of the
devices inside the chip, the interior elements of the transistor
model are fault-free and they are fixed. Forming the hybrid
representation, required by the method, is performed automat-
ically on the basis of the netlist created in SPICE. The lines
corresponding to the transistors are replaced by the lines con-
taining the description of their piecewise-linear models. The
values of the resistors and the voltage sources, that appear in
the model, are calculated using the original exponential char-
acteristic of the Ebers-Moll model. The user decides on the
number of the points and their location, at the preliminary
stage. They are valid for all the transistors of the same type.
5 Numerical Examples
The proposed method has been implemented in MATLAB
2010a and tested using PC Pentium i7-2600, 4 GB. It is as-
sumed that the feasible region of soft short is [10 Ω–10 kΩ]
and the feasible region of soft open is [100 kΩ–10 MΩ].
5.1 Example 1
Let us consider the BJT circuit, ¼ MC 1489A, shown in
Fig. 13. Nominal values of the resistances are indicated in this
figure. The parameters of the Ebers-Moll model of the tran-
sistors are as follows: αF=0.9911, αR=0.9091, IES=33.29fA,
ICS=36.30fA, VT=25.86mV, RE=0.1Ω, RC=0.4Ω, RB=
0.3Ω. The emitter and collector diodes are modeled using
the piecewise-linear representation as shown in Fig. 9 with
N=8. We want to diagnose fault-free circuit (F0), and M=7
soft spot faults (see Fig. 13): F1 (soft open—AB), F2 (soft
open—CD), F3 (soft short—1, 7), F4 (soft short—2, 6), F5
(soft short—2, 7), F6 (soft short—6, 7), F7 (soft short—5, 6).
The representative printed circuit board (PCB) circuitry was
built and laboratory tested using the measurement nodes 2, 5,
and 6. They define the tested quantities: y1=v2, y2=v5, and
y3=v6. To perform the fault diagnosis the distance d, the mea-
surement nodes, and the input voltage value are picked on the
basis of numerical experiments performed at the preliminary
stage of the procedure.
We execute Step 1 of the algorithm, with T=100 and ε=
2%, to build the fault dictionary, leading to seven families of







+]=[0.0074,0.0077], all in volts. The time of the fault dictio-
nary determination is 180 s.
Let us consider in detail three spot defects F2, F3, and F4, in
the circuit having the resistances, within the tolerance ranges,
as follows: R1=12.04kΩ, R2=9.97kΩ, R3=4.03kΩ, R4=9.01
kΩ, R5=5.06kΩ, R6=1.98kΩ, R7=1.98kΩ, R8=10.18Ω.
The spot defects are as follows: Case 1—the soft
open defect F2 RF2 ¼ 510kΩð Þ, Case 2—the soft short
defect F3 RF3 ¼ 1kΩð Þ, Case 3—the soft short defect
F4 RF4 ¼ 10Ωð Þ.
In all the cases themeasured voltages y1, y2, and y3 determine







hence, the circuits are diagnosed as faulty. To identify the
potential defects the procedure described in Step 2 of the al-
gorithm, with d=0.1 V, is used. The results are summarized in
Table 1.
In Case 1 the selected distances d2, d3, and d6 show that the
defects F2, F3, and F6 should be considered, as described in
Step 3 of the algorithm, with d^ ¼ 0:05V. As a result we obtain









¼ 11:55; 12:05ð ÞkΩ, R−F6 ;RþF6
 
¼ 1:086; 1:140ð Þ
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feasible ranges of the soft defects F2 and F6. The aver-
age values of the defects are: RF2 ¼ 487:4kΩ,
RF6 ¼ 1:113kΩ. Thus, the method finds the actual de-
fect F2 and the virtual one F6. In Case 2 the selected
distance d3 shows that the defect F3 occurs. The range
of the defect values obtained by performing Step 3 is (R3
−,R3
+)=
(0.908,0.993)kΩ, with the average value R3 ¼ 0:950kΩ. In
Case 3 the selected distance d4 shows that the defect F4 oc-
curs. The obtained range of the defect values is: (R4
−,
R4
+)=(10.22,11.75)Ω, with the average value R4 ¼ 10:99Ω.
The time of performing the diagnosis on the basis of the fault
dictionary does not exceed one second in each of the cases.
Moreover a fault-free circuit is tested leading to the follow-
ing results. The diagnostic test gives the values of the mea-
sured voltages: y1 ¼ v2 ¼ 4:985V, y2 ¼ v5 ¼ −0:179V,
y3 ¼ v6 ¼ 7:5mV. All of them are inside the ranges [yj−,yj+],
(j=1,2,3), hence, the circuit is fault-free.
Since the technique is specialized to a limited number of
analog faults diagnosing, a question arises as to what will
happen if a different spot defect, not considered during the
dictionary construction, occurs. To answer this question new
spot defects were introduced to the circuit shown in Fig. 13
and numerically tested using the proposed algorithm. They
comprise soft shorts of the points (6, 8), (5, 7), (1, 2), (1, 6),
(5, 8), (2, 5) and soft opens of the points (E, F), (G, H). The
values of the failures were randomly selected from the feasible
regions taking 30 values in each of the cases, together 240
values of the defects. In all the cases the algorithm classifies
the circuit as faulty, in 71.7 % without identification of the
defect. In 28.3 % the algorithm wrongly indicates some faults,
considered in the fault dictionary construction, as the actual
ones. The obtained statistically coverage of the faults not con-
sidered during the dictionary construction seems to be good.
Moreover, if the defects used to build the dictionary are se-
lected on the basis of the layout, by choosing the points where
the failures are the most probable, the above-discussed prob-
lem is not dominant.
To apply the proposed method to CMOS circuits the MOS
transistors are characterized using the Shichman-Hodges
model in the form described in Section 3. The diodes that
appear in the model are described by the equations
i1 ¼ iE F ¼ k vgs− vt0j j
 2
for vgs≥ vt0j j
0 for vgs < vt0j j

; ð9Þ
i2 ¼ iC F ¼ k vgd− vt0j j
 2
for vgd ≥ vt0j j
0 for vgd < vt0j j

; ð10Þ
where vt0 is the threshold voltage, k ¼ Kp2 WL , where Kp is the
transconductance parameter, W and L are the channel width
and length, respectively. The characteristics (9) and (10) are
modeled using the piecewise-linear representation with N=8.
5.2 Example 2
Let us consider the CMOS circuit [27] shown in Fig. 14. The
nominal values of the channel widthW and length L in μm are
indicated in the figure. Nominal values of the other transistor
parameters are as in reference [27]. The circuit was numeri-
cally tested using the nodes 6, 7, and 5. They define the tested
voltages: y1=v6, y2=v7, and y3=v5. We want to diagnose fault-
free circuit (F0) andM=4 soft short spot defects (see Fig. 14):
F1 (6, 0), F2 (4, 5), F3 (3, 5), F4 (5, 6). To build the fault
dictionary we perform Step 1 of the algorithm, with T=21
Table 1 The distances dj corresponding to Example 1
Measured voltages
in volts
dj[V] of the spot defect Fj















0.179 0.714 0.179 0.001 0.132 0.179 0.179
The distances less than d are maked with bold numbers
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and the tolerance of the parameters k and vt0 , ε=5 %. The
dictionary includes four families of the characteristics and





+]=[−0.001, 0.000], [y3−,y3+]=[0.000,0.001]. The time of the
fault dictionary determination is 125 s. Let us consider in detail
three cases: Case 1—the soft short F2 RF2 ¼ 33Ωð Þ, Case 2—
the soft short F2 RF2 ¼ 5:1kΩð Þ, Case 3—the soft short F3
RF3 ¼ 510Ωð Þ. In all the cases the measured in the test phase







the circuits are diagnosed as faulty. The results of selecting the
potential faults, using d=0.05, are summarized in Table 2.
In Case 1 the selected distance d2 shows that the defect F2
should be considered, as described in Step 3 of the algorithm,





¼ 31:36; 31:98½ Ω, with RF2 ¼ 31:67Ω. In Case
2 the selected distance d2 shows that the defect F2 should be
considered, as described in Step 3 of the algorithm. As a result




¼ 4:294; 6:183½ kΩ, with
RF2 ¼ 5:238kΩ. In Case 3 the selected distances d2 and d3
show that the defects F2 and F3 should be considered as de-
scribed in Step 3 of the algorithm. As a result we obtain the




¼ 304; 328½ Ω, with RF2 ¼




¼ 553; 553½ Ω, with RF3 ¼ 553Ω.
Table 2 The distances dj corresponding to Example 2
Voltages in volts dj [V] of the spot defect Fj















0.699 0.004 0.027 2.079
The distances less than d are maked with bold numbers
Fig. 14 CMOS circuit for Example 2
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Thus, the algorithm gives the actual fault F3 and the virtual
one F2. The time of performing the diagnosis on the basis of
the fault dictionary does not exceed 0.5 s.
6 Conclusion
Shorts and opens, classified as spot defects, represent the ma-
jority of defects that are met in production and operation of
analog integrated circuits. This paper is focused on soft spot
defects, with open defect simulated with finite resistance and
short defect with non-negligible resistance. The proposed di-
agnostic method includes all aspects of the diagnosis, i.e.,
detection, location, and estimation of the defect value. The
main advantage of this method is capability for diagnosis of
the nonlinear circuits having multiple operating points. This
property is essential and makes the method reliable, because
the faulty circuit may have several operating points, even if the
fault-free circuit has a unique operating point. Numerical and
laboratory experiments support this statement. In addition,
deviations of the fault-free parameters within their tolerance
ranges are taken into account. The method was verified using
exemplary bipolar and CMOS circuits. The representative
PCBmodel of the circuit shown in Fig. 13, comprising bipolar
transistors, was built and laboratory tested to verify the pro-
posed approach in realistic framework. The obtained results
testify that the method is effective. The applied feasible ranges
of the defect values are typical for soft spot defects. The cases
of very small (1 Ω) or very large (100 MΩ) resistors can be
effectively diagnosed using a different method, developed in
reference [27]. Since this method is limited to the extreme
cases only, both the methods can be considered as comple-
mentary and they form together a tool that allows testing en-
larged distributions of the failures. The method described in
reference [27] is very fast and should be used at the prelimi-
nary stage of the diagnostic process. The method proposed in
this paper also allows diagnosis soft shorts in CMOS circuits
designed in micrometer technology, using Level 1 transistor
model. Intricate transistor models that characterize the transis-
tors fabricated in submicrometer technology cannot be ap-
plied, due to some restrictions required by the method for
tracing the characteristics leading to the fault dictionary.
The examples presented in this paper exploit a number
of internal nodes for the measurement purpose. They
bring useful information about the tested circuit. On the
other hand the access to internal nodes is very limited in
integrated circuits. To reduce the number of the required
nodes the following approach, illustrated via Example 1,
is proposed. In this example the parametric characteristic
was considered in four-dimension space. Alternatively,
we can discard one of the internal measurement nodes
and trace two characteristics, each in three-dimension
space. To diversify them two different sets of the supply
source values must be chosen. Both the characteristics
are used to create the fault dictionary. According to this
approach internal node 6 is omitted and two characteris-
tics, in terms of voltages v2 and v5, are traced for each of
the spot defects. The corresponding supply source values
are: v 1ð ÞS1 ¼ 5V, v
1ð Þ
S2
¼ 5V, vin(1)=1V and v 2ð ÞS1 ¼ 14V,
v 2ð ÞS2 ¼ 3:5V, vin(2)=5V. For the cases appeared in Table 1
we obtain, using laboratory test, the following results. In
Case 1 the modified method identifies the actual fault F2
with the range of the defect values [407.4,549.5]kΩ and
the virtual one F6 with the range [0.966,1.514]kΩ. In
Cases 2 and 3 only the actual faults F3 and F4 with the
ranges [0.988,1.012]kΩ and [10.00,14.45]Ω, respective-
ly are identified. Thus, in all the cases the modified ver-
sion of the method identifies the same faults as the orig-
inal one and provides similar ranges of the defect values.
The disadvantages of this approach are: larger size of the
dictionary and longer time of the defects identification.
Open Access This article is distributed under the terms of the Creative
Commons At t r ibut ion 4 .0 In te rna t ional License (h t tp : / /
creativecommons.org/licenses/by/4.0/), which permits unrestricted use,
distribution, and reproduction in any medium, provided you give appro-
priate credit to the original author(s) and the source, provide a link to the
Creative Commons license, and indicate if changes were made.
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